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Abstract – We show that the established physics of spin 
valves together with the recently discovered giant spin-Hall 
effect could be used to construct Read and Write units that 
can be integrated into a single spin switch with input-output 
isolation, gain and fan-out similar to CMOS inverters, but 
with the information stored in nanomagnets making it non-
volatile. Such spin switches could be interconnected, with no 
external amplification, just with passive circuit elements, to 
perform logic operations. Moreover, since the digitization and 
storage occurs naturally in the magnets, the voltages can be 
used to implement analog “weighting” for non-Boolean logic. 
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1. INTRODUCTION 
The advances of the last two decades have effectively 
integrated two distinct fields of research, spintronics and 
nanomagnetics, into one. Spin valves (SVs) and magnetic 
tunnel junctions (MTJ’s) are now used both to read from and 
to write to nanomagnets. This has transformed the field of 
memory devices and it is natural to ask whether logic devices 
too can be designed to take advantage of these seminal 
advances [1]. 
 
Performing logic operations is conceptually straightforward if 
external amplifiers or clocking circuitry are used to interface 
the output from a Read unit to the input of a Write unit. This 
paper, however, is about autonomous or self-contained logic 
(SCL) units that can be interconnected to perform logic 
operations just with passive circuit elements and a power 
supply, without external amplifiers or clocks. This requires an 
SCL unit to exhibit internal gain and directivity, attributes 
that are well-known for transistors, but not for magnets. Of 
course one may still want to use clocks to regulate the flow of 
data as one does with transistor circuits, but it is not a 
necessary component for fundamental logic operations.  
 
In earlier work on all-spin logic (ASL) we discussed the 
possibility of implementing such SCL units using bistable 
nanomagnets as digital spin capacitors that act as threshold 
elements interacting via spin currents 
 
r
Is   
 
mˆ →
r
Is
Transmit
 →
r
Is → mˆ '  
in a non-reciprocal manner [2] based on the phenomenon of 
non-local spin transfer torque (NLSTT) [3,4] (Fig.1a). The 
purpose of this paper is to draw attention to the possibility of 
a scheme (Fig.1b) which also exploits the digital nature of 
This article appeared in Appl. Phys. Lett. 101, 252411 (2012) 
 
magnets like ASL, but the communication occurs through 
charge currents I instead of spin currents (Fig.1b): 
 
mˆ → I Transmit → I → mˆ '  
 
Although charge currents carry less information than spin 
currents, they should be adequate for many applications while 
making the communication more robust and long range.  
 
In our proposed scheme the Read unit (see Fig.1b) is based 
on magnetic tunnel junctions (MTJ) or SVs while the Write 
unit is based on the giant spin Hall effect (GSHE). In 
principle the Write unit could be implemented using an 
ordinary spin transfer torque (STT) device, but the charge 
current I would then be larger than the spin current Is needed 
to switch the magnet. By contrast, recent experiments [5] 
have clearly shown that the GSHE allows the use of a current 
I considerably less than Is. This makes it relatively 
straightforward to design our spin switch with the internal 
gain and directivity characteristic of SCL units that can be 
used to build circuits without external amplifers or clocks. 
We leave it to future work to determine whether other writing 
mechanisms can be used to achieve similar gain and 
directivity.  
 
We will show that like ASL, the spin switch meets the five 
basic tenets required of a digital logic device [6]: It is 
inherently non-linear due to the bistable nature of magnets 
and the output is electrically isolated from the input with 
negligible feedback. It is concatenable, that is, the output of 
one unit can drive the input of the next, can be designed to 
provide gain based on present-day technology and can be 
used to construct a complete set of Boolean logic gates. 
 
One disadvantage of the structure in Fig.1b is that it draws 
current continuously which could be reduced a little if the 
writing mechanism were voltage-driven. Even with the 
current-driven mechanism we are discussing, it may be 
preferable to put the resistor “r” in series with a capacitor 
which reduces the standby current. Appendix B describes a 
simulated operation of a majority gate with fan-out including 
capacitors in series with the “r”.  
 
 
 
 
Figure 1: (a) All-spin logic (ASL) proposes to store information in 
nanomagnets which communicate through spin currents, based on the 
physics of non-local spin transfer torque (NLSTT). (b) This paper proposes 
an alternative scheme: Information stored in nanomagnets is communicated 
through charge currents instead of spin currents. The Read unit is based on 
the established physics of spin valves (SV) / magnetic tunnel junctions (MTJ) 
while the Write unit is based on the giant spin-Hall effect (SHE). This 
approach is shown to allow self-contained logic implementation, like ASL. 
 
 
We estimate the energy-delay product of  our proposed spin 
switch to be inferior to complementary metal oxide 
semiconductor (CMOS) inverters, but this could change with 
further advancements in spintronic switching of magnets and 
requires a careful discussion beyond the scope of this paper. 
On the other hand, unlike CMOS devices the information is 
stored in nanomagnets and not in the voltage, making it non-
volatile. It also naturally allows for non-Boolean operation as 
we will illustrate with a simple example of a reconfigurable 
comparator (Fig. 5), an ability not ordinarily available in a 
CMOS implementation. 
 
Let us start with the basic physics underlying the Read and 
Write units that comprise the spin switch and then show how 
these units can be integrated to provide a concatenable device 
that we call a spin switch. 
 
This article appeared in Appl. Phys. Lett. 101, 252411 (2012) 
 
 
2. READ UNIT 
The read device consists of two nanopillars on top of the 
input magnet mˆ (Fig.1b), each representing an spin valve 
(SV) or an magnetic tunnel junction (MTJ) whose 
conductance is determined by the orientation of the input 
magnet relative to the fixed magnets ˆM and − ˆM . 
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Figure 2 – Equivalent circuit used to analyze the Read unit in Fig.1b. 
 
 
This structure can be modeled with the equivalent circuit 
shown in Fig.2, where G and ∆G  represent the sum and 
difference respectively of the parallel (GP) and anti-parallel 
(GAP) conductances of the SV or MTJ. This circuit leads 
straightforwardly to the following expression for the open 
circuit voltage and the current: 
 
Vout =
V∆G
G
mˆ. ˆM  
I = Vout
r +1/G
 
   (1) 
 
Vout is thus proportional to the component of the input 
magnetization mˆ  along a fixed direction ˆM  determined by 
the fixed magnets. Note that ∆G =GP - GAP and G = GP+GAP. 
Assuming a TMR of 135% and resistance-area product of 
A/GP = 4.3 ohm-µm2  [7] we estimate a polarization and a 
conductance of 
 
P ≡ ∆G / G = TMR / (TMR + 2) = 0.4  
G ~ (1.1 K − ohm)−1  
for a junction area of ~ 80 nm x 30 nm. 
 
 
3. WRITE UNIT 
The Write unit is essentially the same as that described in [5] 
and is based on the GSHE recently observed in high spin-
orbit materials like platinum, tantalum and tungsten [5,8-10]  
 
                                                                                                 
or alloys like CuBi [11]. A charge current I gives rise to a 
spin current Is that carries zˆ  spins in the yˆ  direction 
 
 
r
Is = β I zˆ      (2a) 
where β = Spin − Hall Angle × (As / A)    (2b) 
 
As and A being the cross-sectional areas for the spin current 
and charge currents respectively. For a magnet with L= 80 
nm this ratio could be ~ 40 if the thickness t0 of the high spin-
orbit metal layer is 2 nm. Based on the demonstrated spin-
Hall angle of 0.3 in tungsten [9], this would give a charge to 
spin amplification factor of β  = 12. Note, however, that the 
high resistivity of thin tungsten layers [9] could make the 
resistance “r” fairly large. Other materials like CuBi with 
comparable spin-Hall angles but lower resistivity [11] may be 
preferable. 
 
We will now describe a possible scheme for combining a 
Read unit with a Write unit to form a spin switch that is 
concatenable, whereby the output of one switch can drive the 
next switch. 
 
4. CONCATENABLE SPIN SWITCH 
Our proposed spin switch (Fig.3a) consists of a Write unit and 
a Read unit that are electrically isolated, but magnetically 
coupled through a dipolar interaction that is strong enough to 
ensure that the angle θ  between them always has a fixed 
value. The interaction could be ferromagnetic making θ = 0 , 
or antiferromagnetic making θ = pi  or even something in-
between. Although the Write and Read units are shown side 
by side as is common in nanomagnetic logic [12], in practice 
it may be better to lay the Read unit on top of the Write unit 
to enhance the magnetic interaction. For our simulations we 
have assumed identical magnets each of which creates a 
dipolar field equal to the coercive field HK at the other 
magnet in a direction that keeps the two magnets anti-
parallel. 
 
Fig.3c shows the equivalent circuit for the spin switch. The 
input circuit determines the input current Vin / (Rin + r)  which 
through Eq.(2) determines the spin current entering the input 
magnet mˆ ' . The output circuit describes the output voltage 
Vout which is determined by the output magnet mˆ  and the 
associated fixed magnets ± ˆM  through Eq.(1). 
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Figure 3 – (a) Proposed spin switch combining the Write and Read units from 
Fig.1b, with the magnet mˆ  from the Read unit magnetically coupled to the 
magnet mˆ '  from the Write unit , but electrically isolated from it. In practice 
it may be better to place one unit on top of the other rather than side-by-side  
to enhance the magnetic interaction. (b) Symbol representing the spin switch, 
showing a Write input and a Read output, with an inbuilt memory comprising 
a pair of coupled magnets represented by the red dot. (c) Equivalent circuit 
for spin switch. (d) Calculated hysteretic inverter-like characteristics for the 
spin switch with the output open-circuited ( RL → ∞ ) using the model 
described in Appendices A,B. 
 
 
We will assume that mˆ (like mˆ ' ) has its easy axis along ˆZ , 
and the two fixed magnets + ˆM  and − ˆM point along + ˆZ  
and − ˆZ  respectively, so that  
 
Vout = + V∆G / G or −V∆G / G
 (3) 
 
depending on whether mˆ  points along + ˆM  or − ˆM . The 
easy axes ˆZ  need not be exactly aligned with the direction zˆ  
of the spins injected by the Write unit (Eq.(2)). In our 
simulations we assume a small angle (~ 0.01 radian) between 
them. 
 
To see why the spin switch should give rise to the input-
output characteristics in Fig.3d, we note that if the current 
entering the write unit is large enough to generate a spin 
current βVin / (Rin + r)  through the SHE that exceeds a 
certain critical value, it will switch the magnet mˆ '  to the + ˆZ  
direction, putting the other magnet mˆ  of the pair in the − ˆZ  
direction, so that the output voltage Vout = −V∆G / G  (see 
Eq.(3)). If we now reverse the input voltage beyond the 
critical value, the magnets are switched in the opposite 
direction with a reversal of the output voltage, resulting in a 
hysteretic inverter-like characteristic as shown in Fig.3d. 
Note that the sign of Vout /Vin  in Fig.3d could be changed by 
reversing either the sign of the β  or the V associated with the 
Write and Read units respectively.  
 
In Fig.3d we have normalized the input spin current 
βVin / (Rin + r)  by 4Is,c , Is,c being the critical current for one 
of the magnets ( mˆ '  or  mˆ  which are assumed identical) [5] 
 
 
 
Is, c = (2q / h)α µ0M sΩ(HK + M s / 2)  (4) 
 
where Ms is the saturation magnetization, HK is the coercive 
field, α is the damping parameter and Ω  is the volume of the 
magnet. As we might expect, a spin current ~2 Is,c is needed 
to switch since two magnets are coupled together. We 
consider only in-plane magnets, leaving perpendicular 
magnetization for future work. 
 
Note that with negligible voltage applied to the Read unit, the 
switching current is the same for -Z to +Z and for +Z to -Z. 
But a voltage V applied to the Read unit shifts the loop along 
the x-axis because it injects a spin current along –Z which 
aids the Write unit when the Read unit is switching to –Z. The 
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value of V used for the solid curve in Fig.3d is chosen to 
exceed what is needed to ensure that a Read unit generates an 
input voltage of Vin = V ∆G / G  for the next Write unit that is 
large enough to switch it assuming r << Rin = 1/ G . 
According to Fig.3d this requires 
 
V ≥
4Is,c
β ∆G (1+ Gr)    (5) 
 
With Ω = 80nm ×100nm ×1.6nm , 
and µ0M s ~ 1T , µ0HK ~ .02T , α ~ .01 
we have Is,c ~ 160 µA . Using  β = 12 , Gr<<1, ∆G / G ~ 0.4, 
G−1 ~ 1.1 K − ohms  from our earlier estimates, we have 
V~150 mV. We use these parameters for all simulations, 
though they have not been optimized and other choices may 
be preferred depending on the application. Details of the 
simulation model are described in Appendices A and B. 
 
5. RING OSCILLATOR 
Fig.4 shows an example of how spin switches of the type 
shown in Fig.3a (represented by the symbol in Fig.3b),  are 
interconnected to implement a circuit function, in this case a 
ring oscillator. If the voltages V on the Read units exceed the 
threshold value given by Eq.(5), then each unit will try to 
switch the corresponding magnet of the next unit anti-parallel 
to itself. But with an odd number of magnets (three in this 
case) in the loop, there is no way to make all neighboring 
magnets anti-parallel and so no satisfactory steady state can 
be achieved. Instead each magnet switches the magnet 
downstream which in turn switches the next magnet, resulting 
in continuous oscillations as shown in Fig.4 from our 
simulations.  
 
 
Figure 4 – A ring oscillator implemented by interconnecting three spin 
switches A, B and C of the type shown in Fig.3a. The plots show the currents 
normalized to 4 Is,c / β , in each of the three connecting wires. 
Such oscillations are well-known in the context of CMOS 
inverters and Fig.4 shows that our proposed spin switch has 
these transistor-like characteristics allowing it to generate an 
oscillatory output from a dc power supply without any 
external amplifier or clock. This requires properties like 
directivity and input-output isolation needed for SCL units. 
We have also simulated more sophisticated circuits involving 
majority gates with multiple fan-out (see Appendix B), 
suggesting that the proposed spin switch could be used to 
construct large scale circuits. 
6. RECONFIGURABLE COMPARATOR 
Figure 5 shows a different device that could be implemented 
by interconnecting our proposed spin switches (Fig.3a). It 
should provide an output that correlates the incoming signal 
{Xn} with a reconfigurable reference signal {Yn} stored in the 
mz of the switches that could be any string of +1's and -1's of 
length N, N being a large number. 
Since the output current (see Eq.(1)) of each Read unit is a 
product of V (~ Xn) and mz (~ Yn) it is determined by XnYn 
which are all added up to drive the output magnet. If the 
sequence {X} is an exact match to {Y}, then the output 
voltage will be N, since every Xn*Yn will equal +1, being 
either (+1)*(+1) or (-1)*(-1). If {X} matches {Y} in (N-n) 
instances with n mismatches, the output will be N-(2*n) since 
every mismatch lowers output by 2. If we set the threshold 
for the output magnet to N-(2*Ne) then the output will 
respond for all {X}  that matches the reference {Y} within a 
tolerance of Ne errors. The inset in Fig.5 shows an example 
with Ne=0. 
 
Figure 5 – An example of a device that could be implemented by 
interconnecting our proposed spin switches (Fig.3a) which should provide an 
output that correlates the incoming signal {Xn} with a reconfigurable 
reference signal {Yn} stored in the switches. Inset shows response of output 
magnetization as a function of time (normalized). Threshold  is adjusted such 
that the magnet is switched only if all 20 bits of {Y} match all 20 bits of 
{X}. With even one mismatch the output fails to switch. Note that no middle 
circuitry for signal conversion or amplification is involved. 
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7. WEIGHTED INTERCONNECTIONS 
An important distinction of the spin switch with a CMOS 
device is the representation and storage of information in 
nanomagnets rather than in voltages. This makes the switch 
non-volatile, and also allows us to use the voltages to change 
the weight of the connection between a Read and a Write unit 
in an analog manner, with magnets naturally providing the 
digitization. We could extend Eq.(5) to define the weight aij 
as the ratio of the current from the Read magnet of unit “j” 
normalized to the critical current needed to switch the Write 
magnet of unit “i": 
 
 ai, j =
V∆G( ) j
4Is, c / β( ) i
1
1+ Gtot ri
  (6) 
 
where Gtot is the sum of the Gj  for all Read units connected to 
the same Write unit. 
 
This feature could make it possible to interconnect our 
proposed spin switches to implement hardware neural 
networks [13] where both the sign and the magnitude of the 
weights aij (Eq.(6)) associated with each Read-Write 
connection can be conveniently adjusted through the voltages 
V applied to the Read unit and the gain β  of the Write unit. 
Using present day technology it should be possible to 
implement weights that exceed switching thresholds either 
individually (Fig.3d) or collectively (Fig.5), but even 
subthreshold networks could find use in probabilistic logic as 
discussed for ASL in [14]. Note also the additional factor 
(1+Gtotri ) that enters the expression for the weights aij. 
Ordinarily the resistances ri arise from that of the high spin-
orbit material in the Write units. But it may be possible to add 
a phase change resistance in series that could provide an 
automatic adjustment of weights, perhaps making it possible 
for networks to “learn” [15]. 
 
8. SUMMARY 
We have shown that the established physics of SVs/MTJ’s 
could be used to construct a Read unit that converts the 
information stored in a nanomagnet into a current which can 
be used to operate a Write unit based on the physics of the 
GSHE. We then show how the Write and Read units could be 
integrated into a single spin switch showing inverter like 
characteristics having input-output isolation, directivity and 
fan-out similar to CMOS inverters, but with the information 
stored in nanomagnets making it non-volatile. 
 
The gain β  made possible by the GSHE allows us to 
engineer a Write-Read asymmetry whereby the switch 
follows the Write signal and not the Read signal. This is a key 
requirement for SCL units analogous to the well-known 
property of field effect transistors (FET’s) that makes them 
switch in response to a gate voltage (which “writes” the input 
onto the state of the transistor) but not in response to a 
comparable drain voltage (which “reads” the state of the 
transistor). We have analyzed only the simplest design with 
identical Read and Write magnets leaving it to future work to 
determine if the Write-Read asymmetry can be enhanced 
through other means such as making one magnet softer or 
smaller than the other. Indeed even the basic Read and Write 
mechanisms could possibly be improved for lower switching 
energy, delay and standby power. 
 
However, the key point is that the proposed spin switches can 
be interconnected just with passive circuit elements, to 
perform logic operations, without any external circuitry for 
signal conversion or amplification. Moreover, since the 
digitization and storage occurs in the magnets, the switches 
are non-volatile and reconfigurable and the voltages can be 
used to implement analog “weighting” for non-Boolean logic. 
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Appendix A: Modeling a spin switch 
 
Each spin switch can be modeled using a pair of LLG 
equations to model the pair of magnets as two macrospins mˆ '  
and mˆ  coupled by the dipolar interaction. 
 
 
(1+ α ' 2) dmˆ '
dt
= − γ µ0 mˆ ' ×
r
H ' − α ' γ µ0 mˆ '× mˆ '×
r
H '
− mˆ '× mˆ ' ×
r
Is '
qN
s
'
+α '  mˆ '×
r
Is '
qN
s
'
 
(A1a) 
 
      
 
(1+ α 2 ) dmˆ
dt
= − γ µ0 mˆ×
r
H − α γ µ0 mˆ × mˆ×
r
H
− mˆ × mˆ ×
r
Is
qN
s
+ α mˆ ×
r
Is
qN
s
 
(A1b) 
 
Here γ  is the gyromagnetic ratio, α ,α ' , the damping 
parameter and Ns = M sV / µB , Ns' = (M sV )' / µB  are the 
number of spins comprising each magnet (µB: Bohr 
magneton). 
 
It is convenient to transform Eqs.(A1a,b) to dimensionless 
variables 
 
 
1+α '2
1+ α 2
dmˆ '
dτ
= − mˆ ' ×
r
h ' − α ' mˆ '× mˆ '×
r
h '
− mˆ '× mˆ ' ×
r
i
s
'+ α '  mˆ '×
r
i
s
'
 
(A2a) 
     
 
dmˆ
dτ
= − mˆ×
r
h − α mˆ × mˆ×
r
h
− mˆ × mˆ ×
r
i
s
+α mˆ ×
r
i
s
 
(A2b) 
 
where τ ≡
γ µ0HK t
1+ α 2
 
 
 
r
h =
r
H / HK ,
r
h ' =
r
H '/ HK  
      (A3) 
and 
 
r
is =
r
Is
qNs γ µ0HK
=
r
Is
(2q / h)µ0HK M sΩ
 
 
r
is ' =
r
Is '
(2q / h)µ0HK M sΩ
 
 
 
 
The total field entering Eqs.(A1a,b)
 
 
r
H = Hk mZ ˆZ − Hd my yˆ − H f mˆ '  (A4a)      
 
r
H ' = Hk
'
mZ
' ˆZ − Hd
'
my
' yˆ − Hb mˆ  (A4b) 
includes the easy axis fields ( Hk , Hk' ) , the demagnetizing 
fields ( Hd , Hd' ) plus the dipolar fields ( H f , Hb ). 
An exact treatment of the dipolar fields would require a 
detailed consideration of the shape of each magnet [A1], but 
for our purpose the approximate expression in Eqs.(A4) 
should be adequate with H f = (M sAs )'/d2 , 
Hb = (M sAs ) /d2 , M s , M s'  being the saturation 
magnetizations, As , As
'
, the areas (in x-z plane) and d, the 
distance (along x) between the magnets. 
 
Since we want the Write magnet mˆ '  to switch the Read 
magnet mˆ , it may help speed up the process if we design the 
forward interaction Hf to be larger than the backward one Hb. 
The simplest way to achieve this is to make the Write magnet 
larger than the Read magnet, but more sophisticated 
approaches based on engineering material parameters may be 
possible too. 
 
For our examples in this paper we have used identical Read 
and Write magnets with the following parameters: 
α = .01, Hd = 50 H k , H f = Hb = Hk = 0.02T / µ0
 µ0M s = 1T , Ω = 80nm ×100nm ×1.6nm
 
→ Ns ~ 1.1×10
6
 
so that from Eq.(4) 
Is,c ~ 160 µA
 
The time axis in all plots in this paper represents the 
dimensionless time defined in Eq.(A3): 
τ ~
t
285 ps
 
How the spin currents 
 
r
Is '  and  
r
Is  into the Write and Read 
units are calculated is discussed in Appendix B (Eqs. (B3) 
and (B5)). 
Reference 
[A1] See for example, E.Y. Tsymbal, “Theory of Magnetostatic Coupling in 
Thin-Film Rectangular Magnetic Elements,” Appl. Phys. Lett. 77, 2740 
(2000). 
This article appeared in Appl. Phys. Lett. 101, 252411 (2012) 
 
Appendix B: Modeling spin switch networks 
In this Appendix we will illustrate our model with a concrete 
simulation illustrating the operation of a multistage Boolean 
gate constructed using the basic spin switch that we 
discussed. Consider a majority gate with three Read units 
driving three input switches 1, 2 and 3 respectively which 
drive switch 4 which in turn drives two output switches 5 and 
6 (Fig.B1). For generality, we have added a capacitor C in 
series with the resistor r in every Write unit. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure B1 – A majority gate with three Read units driving three input devices 
1, 2 and 3 respectively which drive device 4 which in turn drives two output 
devices 5 and 6. 
 
 
Since this gate includes six spin switches each having a Write 
and a Read unit, we need to model the dynamics of twelve 
magnetization vectors 
 
mˆ1W ,mˆ1R ,L, mˆ6W , mˆ6R  described by 
LLG equations as described in Appendix A (Eq.(A1)). We 
need an expression for the spin currents driving the different 
Write units which are derived from the Read units of the 
previous stage. In addition there are spin currents driving the 
Read units arising from the fixed magnets ± ˆM = ± ˆZ . These 
unwanted Read spin currents affect the switching of the 
magnets (see solid and dashed curves in Fig.3d), and the β  
associated with the SHE helps keep these small compared to 
the Write spin currents. 
 
Both the Read and Write spin currents can be determined 
using the equivalent circuit for a single Read unit driving a 
single Write unit (Fig.2), redrawn here with the additional 
capacitor C (Fig.B2). For generality we have also assumed 
that there are ni identical Write units driving no identical Read 
units. For example, in the majority gate shown in Fig.B1, (a) 
unit 4W is driven by 1R, 2R and 3R making ni=3, no=1, while 
(b) units 5W and 6W are driven by 4R making ni=1, no=2.  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure B2 – Equivalent circuit for ni Read units driving no Write units. 
Compared to Fig.2 in the text we have also include a series capacitor, C. The 
overbars on the conductances and the magnetization represents a sum over all 
the inputs. 
 
 
The total current flowing into the Write unit is the sum of the 
currents flowing through G1  and G2 : 
 
noI(t) = G1(t) V − I(t )r −
Q(t)
C




+ G2(t) −V − I(t)r −
Q(t)
C




 
= V∆G mz − I r +
Q
C




ni G  
 
I = dQ
dt
=
V∆G mz − ni QG / C
no + ni G r
 
 
   =
niG
no + ni G r
V X − Q
C




  (B1) 
where  X ≡ ∆G mz / niG    (B2) 
The twelve LLG equations for dmˆ / dt  in Eq.(A1) are 
augmented with six equations for dQ/dt like Eq.(B1) for each 
of the six capacitors. 
 
The Write spin current equals the amplification factor β  
times the charge current in Eq.(B1): 
 
 
r
Is
'
= zˆ β I = zˆ β niG
no + ni G r
V X − Q
C




 (B3) 
If the capacitors are absent we have the same result, but with 
Q/C in Eq.(B3) set equal to zero. 
This article appeared in Appl. Phys. Lett. 101, 252411 (2012) 
 
The spin current at a particular Read unit is obtained from the 
difference in the currents flowing through G1 and G2 of a 
single Read unit in Fig.B2: 
 
r
Is = ˆZ G1 V − Ir −
Q
C




− G2 −V − Ir −
Q
C









  
        =
ˆZ V G − ∆G mz I r +
Q
C









  
=
ˆZ G V − X1 I r +
Q
C









  
where X1 ≡ ∆G mz / G     (B4) 
Using Eq.(B1) we can write 
I r + Q
C
=
niGr
no + niGr
VX + Q
C
no
no + niGr
 
so that from Eq.(B3)  
 
r
Is = ˆZ VG 1−
X1X niGr
no + niGr




−
QG
C
noX1
no + niGr









   (B5) 
Following are some results obtained from the solution of 42 
coupled first-order differential equations, 36 for the three 
components of the twelve magnetization vectors, and 6 for 
the charge on each capacitor. The magnet parameters are 
those listed at the end of Appendix A, while the circuit 
parameters are those discussed in the paper (like 
∆G / G = 0.4,β = 12 , Gr << 1) with C / G = 500 . The same 
parameters were used for Fig.3d and Fig.4 except that the 
series capacitor was not included, so that the Q/C terms in 
Eqs.(B3) and (B5) are absent and Eqs.(B1) for the dQ/dt’s are 
not needed. All our simulations assume a small angle (0.01 
radian) between 
 
)
z  (see Eq.(B4)) and ˆZ  (see Eq.(B5)). 
 
All W magnets were initialized in the -1 state while the R 
magnets were initialized in the +1 state. The output voltages 
are given by V∆G / G  times the mz(t) for magnets 5R and 6R 
shown in Fig.B3. A voltage of V = 10Is,c / β ∆G  was used 
for the simulation. The three inputs were assumed to be +1, -1 
and +1, causing both W and R magnets for 1 and 3 to change 
their states, while magnets 2W and 2R remain in their initial 
state (Fig.B4). Initially 4W switches to +1 (and 4R to -1) 
since 1R, 2R and 3R are all initialized to +1. But once 1R and  
are switched to -1, 4W follows the majority and switches to -
1, making 4R switch to +1. 5W and 6W then follow 4R and 
switch to +1, making their dipole coupled partners 5R and 6R 
switch to -1. 
 
Figure B3 – Z-components of the magnetization vectors of the six Write (W) 
and the six Read (R) magnets. All W magnets were initialized in the -1 state 
while the Read magnets were initialized in the +1 state. The three inputs 
were assumed to be +1, -1 and +1, causing both W and R magnets for 1 and 
3 to change their states, while magnets 2W and 2R remain in their initial 
state. 
 
Fig.B4 shows the currents into each of the Write units which 
look constant on a short time scale, but decay when we look 
on a time scale comparable to the charging time constant 
C / G . This could be useful in reducing standby power 
though the details need careful consideration beyond the 
scope of this paper. 
 
 
Figure B4 – Calculated currents (normalized to 4 Is,c / β ) into each of the 
write units shown both on a short time scale and on a long time scale 
compared to C / G = 500 in the normalized time units defined in Appendix 
A. 
